Responsibilities Develop, debug, and maintain verification environments and testbenches using SystemVerilog and UVM. Analyze simulation results and waveforms to ide…
Responsibilities Performing post-silicon and system-level data analysis and providing insights on data extracted from post-silicon stages Supporting customers with …
We'd like to count visits so we can see which parts of the site are useful. Nothing is loaded and nothing is shared until you agree, and we never sell your data.
What we collect