More Design Verification Engineer jobs

Senior CPU Design Verification Engineer, Google Cloud

Listed by Google Israel

  • Last checked
How well do you match this job? See my match Tailor my CV

Mentioned in this posting

  • GCP
  • SystemVerilog
  • FPGA
  • ASIC

Description

Minimum qualifications Bachelor's degree in Electrical Engineering or equivalent practical experience. 8 years of experience with creating and using verification components and environments in standard verification methodology. Experience verifying digital logic at RTL level using SystemVerilog or Specman/E for FPGAs or ASICs.

Get these jobs by email

New jobs for “Design Verification Engineer” in Tel Aviv — Get the new ones each morning.

One tap, no confirmation email — plus a board you can track.

Straight from company career pages and Israeli job boards. No CV, no account, no sponsored listings — unsubscribe in one click.

Change role or areas

More Design Verification Engineer jobs