Staff RTL IP/Component Design Engineer, Google Cloud

Minimum qualifications Bachelor's degree in Electrical Engineering or equivalent practical experience. Experience with ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT). Experience in ASIC development with Verilog/SystemVerilog, VHDL or Chisel. Experience with System on a Chip (SoC) development cycles.