Design Engineer, Edge AI, Google Cloud

Minimum qualifications Bachelor's degree in Electrical Engineering or equivalent practical experience. 3 years of experience with RTL development for ASIC subsystems using Verilog. Experience with speed interfaces such as PCIe, InfiniBand, and their low latency, security, and reliability principles. Experience with micro architecture, design, verification, logic synthesis, and timing closure.